

(19) United States

(12) Patent Application Publication (10) Pub. No.: US 2006/0125390 A1

Jun. 15, 2006 (43) **Pub. Date:**

(54) ORGANIC LIGHT EMITTING DISPLAY WITH AUXILIARY ELECTRODE LINE AND METHOD OF FABRICATING THE SAME

(76) Inventor: Sang-Hun Oh, Suwon-si (KR)

Correspondence Address: CHRISTIE, PARKER & HALE, LLP PO BOX 7068 PASADENA, CA 91109-7068 (US)

(21) Appl. No.:

11/298,871

(22) Filed:

Dec. 9, 2005

(30)Foreign Application Priority Data

(KR) 10-2004-0105900

Publication Classification


(51) Int. Cl.


H05B 33/00


(2006.01)

(57)ABSTRACT

Provided are an organic light emitting display (OLED) and a method of fabricating the same capable of improving product reliability by forming an auxiliary electrode line to be in contact with a second electrode power supply line to remove an organic layer on the auxiliary electrode line and minimize the organic layer on a pixel region, thereby preventing pixel shrinkage resulting from degradation of an organic emission layer caused by out-gassing from the organic layer.










FIG. 4





FIG. 5



ORGANIC LIGHT EMITTING DISPLAY WITH AUXILIARY ELECTRODE LINE AND METHOD OF FABRICATING THE SAME

CROSS-REFERENCE TO RELATED APPLICATION

[0001] This application claims priority to and the benefit of Korean Patent Application No. 10-2004-0105900, filed Dec. 14, 2004, which is incorporated herein by reference in its entirety.

BACKGROUND OF THE INVENTION

[0002] 1. Field of the Invention

[0003] The present invention relates to an organic light emitting display (OLED) and a method of fabricating the same, and more particularly, to an OLED and a method of fabricating the same that is capable of improving product reliability by forming an auxiliary electrode line to be in contact with a second electrode power supply line to remove an organic layer on the auxiliary electrode line and minimize the organic layer on a pixel region, thereby preventing pixel shrinkage resulting from degradation of an organic emission layer caused by out-gassing from the organic layer.

[0004] 2. Description of the Related Art

[0005] An organic light emitting display (OLED) is an emissive flat panel display that has beneficial characteristics such as a wide viewing angle, rapid response speed, small thickness, low manufacturing cost, high contrast, and so on. Accordingly, it is attracting attention as a next-generation flat panel display.

[0006] Conventionally, the OLED includes an anode, a cathode, and an organic emission layer formed therebetween, so that holes supplied from the anode and electrons supplied from the cathode are combined in the organic emission layer to generate excitons, i.e., electron-hole pairs, to thereby emit light by energy generated when the excitons de-excite and return to ground state.

[0007] Generally, the OLED is classified into a passive matrix OLED and an active matrix OLED according to a manner in which N×M pixels disposed in the form of a matrix are driven. In the passive matrix OLED, an anode and a cathode cross each other and electrode lines are selectively driven. In the active matrix OLED, a thin film transistor and a capacitor are connected to a pixel electrode of each pixel region to maintain a voltage by a capacitance.

[0008] Each unit pixel of the active matrix OLED basically includes a switching transistor, a driving transistor, a capacitor, and an EL device. A common power source is provided to the driving transistor and the capacitor from a power supply line, which functions to control current flowing to the EL device through the driving transistor. In addition, an auxiliary electrode line is an auxiliary power supply line for supplying power to a second electrode to form a potential difference between source and drain electrodes and the second electrode to make current flow.

[0009] FIG. 1 is a cross-sectional view illustrating a conventional active OLED and a method of fabricating the same.

[0010] Referring to FIG. 1, the conventional active OLED includes a substrate 100 having a pixel region (a) and a metal

line region (b), and a buffer layer 105 formed on the substrate 100. A semiconductor layer 110 including source and drain regions 110a and 110c and a channel region 110b is patterned on the buffer layer 105 of the pixel region (a).

[0011] Then, a gate insulating layer 120 is formed on the entire surface of the semiconductor layer 110, and a gate electrode 130 is formed on the gate insulating layer 120 of the pixel region (a) corresponding to the channel region 110b. An interlayer insulating layer 140 is formed on the entire surface of the substrate including the gate electrode 130, and the source and drain regions 110a and 110b of the semiconductor layer 110 are connected to source and drain electrodes 145 through contact holes 141 formed in the interlayer insulating layer 140 of the pixel region (a). When the source and drain electrodes 145 of the pixel region (a) are formed, a first conductive pattern 147 made of the same material as the source and drain electrodes 145 is also formed on the metal line region (b), which functions as an auxiliary electrode line. As a result, a thin film transistor including the semiconductor layer 110, the gate electrode 130, and the source and drain electrodes 145 is formed.

[0012] Then, an insulating layer 150 functioning as a passivation layer and/or a planarization layer is formed on the entire surface of the substrate including the source and drain electrodes 145 and the first conductive pattern 147, and the insulating layer 150 formed on the first conductive pattern 147 of the metal line region (b) is removed by an etching process to expose an upper portion of the first conductive pattern 147.

[0013] A via-hole 155 for exposing one of the source and drain electrodes 145 is formed at the insulating layer 150 of the pixel region (a), and a first electrode 170 is patterned to be in contact with one of the source and drain electrodes 145 through the via-hole 155 and to expand onto the insulating layer 150.

[0014] Then, a pixel defining layer 175 having an opening is formed on the first electrode 170 and the insulating layer 150, excluding the metal line region (b). An organic layer 180 including at least an organic emission layer is patterned on the first electrode 170 exposed in the opening of the pixel region (a), and a second electrode 190 is formed on the entire surface of the substrate including the organic layer 180. The second electrode 190 of the metal line region (b) is connected to the first conductive pattern 147.

[0015] The first conductive pattern 147 may be formed of one material selected from MoW, Mo, and W. At this time, the material has a higher heat capacity than a silicon nitride (SiNx) layer and heat transfer to the silicon nitride layer cannot be smoothly performed due to this difference, which causes an increase in heat resistance. As a result, when curing the organic layer, the organic layer cannot be smoothly reflowed to each region and consequently the thickness of the organic layer differs in each region after curing. Here, residual gas remaining around the first conductive pattern and an adjacent pixel region may cause a pixel shrinkage phenomenon due to degradation of the organic emission layer by out-gassing.

[0016] In addition, when the second electrode is formed to be in contact with the first conductive pattern, a metal material of the first conductive pattern of the metal line region is exposed when forming the first electrode of the pixel region, resulting in the metal line being damaged by an etchant or developing agent.

SUMMARY OF THE INVENTION

[0017] The present invention, therefore, provides an OLED and a method of fabricating the same capable of improving product reliability by forming an auxiliary electrode line to be in contact with a second electrode power supply line to remove an organic layer on the auxiliary electrode line and minimize the organic layer on a pixel region, thereby preventing pixel shrinkage resulting from degradation of an organic emission layer caused by outgassing from the organic layer.

[0018] In an exemplary embodiment of the present invention, an OLED includes: a substrate; a thin film transistor formed on a pixel region of the substrate and having a semiconductor layer, a gate electrode, and source and drain electrodes; a first conductive pattern formed on a metal line region of the substrate at the same layer as the gate electrode; an interlayer insulating layer formed to expose a portion of the first conductive pattern; a passivation layer and a planarization layer formed on the thin film transistor, excluding the metal line region of the substrate; a second conductive pattern formed to be in contact with the first conductive pattern and a first electrode formed through a via-hole in the passivation layer and the planarization layer; a pixel defining layer formed on the pixel region excluding the metal line region of the substrate and having an opening which exposes the first electrode; an organic layer formed on the exposed first electrode and including at least an organic emission layer; and a second electrode formed on the organic layer.

[0019] In another exemplary embodiment according to the present invention, a method of fabricating an OLED includes: providing a substrate; forming a thin film transistor including a semiconductor layer, a gate electrode, and source and drain electrodes, on a pixel region of the substrate; forming a first conductive pattern at the same layer as a metal line region of the substrate when the gate electrode is formed; forming an interlayer insulating layer for exposing a portion of the first conductive pattern; forming a passivation layer and a planarization layer on the thin film transistor excluding the metal line region of the substrate using an etching process; forming a first electrode through a via-hole in the passivation layer and the planarization layer; forming a second conductive pattern to be in contact with the first conductive pattern when the first electrode is formed; forming a pixel defining layer having an opening which exposes the first electrode on the pixel region excluding the metal line region of the substrate; forming an organic layer including at least an organic emission layer on the exposed first electrode; and forming a second electrode on the organic layer.

BRIEF DESCRIPTION OF THE DRAWINGS

[0020] The above and other features of the present invention will be described in reference to certain exemplary embodiments thereof with reference to the attached drawings in which:

[0021] FIG. 1 is a cross-sectional view of a conventional active OLED:

[0022] FIG. 2 is a cross-sectional view of an active OLED in accordance with the present invention;

[0023] FIG. 3 is a graph showing properties of a first conductive pattern of the present invention;

[0024] FIG. 4 is a graph showing heat capacity according to temperature of properties of the first conductive pattern of the present invention; and

[0025] FIG. 5 is a graph showing the thickness of an organic insulating layer before and after curing and developing each layer of the OLED.

DETAILED DESCRIPTION OF THE INVENTION

[0026] The present invention will now be described more fully hereinafter with reference to the accompanying drawings, in which preferred embodiments of the invention are shown

[0027] FIG. 2 is a cross-sectional view of an active OLED in accordance with the present invention.

[0028] Referring to FIG. 2, the active OLED in accordance with the present invention includes a substrate 300 having a pixel region (a) and a metal line region (b), and a buffer layer 305 is formed on the entire surface of the substrate 300. The buffer layer 305 is formed of a silicon nitride layer, a silicon oxide layer, or a double layer thereof. Polysilicon or amorphous silicon is formed in the pixel region (a) on the buffer layer 305 and then patterned to form a semiconductor layer 310 having source and drain regions 310a and 310c and a channel region 310b. Preferably, the semiconductor layer 310 is formed of polysilicon.

[0029] A gate insulating layer 320 is formed on the entire surface of the substrate including the semiconductor layer 310. The gate insulating layer 320 may be formed of a silicon nitride layer, a silicon oxide layer, and a double layer thereof.

[0030] A gate metal material is deposited on the gate insulating layer 320 of the pixel region (a) and then patterned to form a gate electrode 330 corresponding to a predetermined region of the semiconductor layer 310. The gate electrode 330 is formed of one selected from a group consisting of Mo, W, MoW, WSi₂, MoSi₂, and Al. A first conductive pattern 347 is formed on the gate insulating layer 320 of the metal line region (b) at the same layer as the gate electrode 330 while the gate electrode 300 is formed. The first conductive pattern 347 is formed of the same material as the gate electrode 330.

[0031] A common power supply line Vdd and a data line Vdata (not shown) are simultaneously formed while forming the first conductive pattern 347, and the first conductive pattern 347 is connected to the data line, the common power supply line, and both ends of an auxiliary electrode line through a link hole (not shown).

[0032] Then, an interlayer insulating layer 340 is formed on the entire surface of the substrate including the gate electrode 330 to expose a portion of the first conductive pattern 347.

[0033] One of n-type and p-type impurities is injected into the semiconductor layer 310 using a mask to define the source and drain regions 310a and 310c and the channel region 310b interposed therebetween.

[0034] Next, a metal material is deposited on the interlayer insulating layer 340 including contact holes 341 which expose the source and drain regions 310a and 310c in the

pixel region (a), and then the metal material is patterned to form source and drain electrodes 345 to be in contact with the source and drain regions 310a and 310c of the semiconductor layer 310 through the contact holes 341, respectively.

[0035] As described above, the semiconductor layer 310, the gate electrode 330, and the source and drain electrodes 345 compose a thin film transistor.

[0036] Then, a passivation layer and/or a planarization layer 350 are formed on the thin film transistor of the pixel region (a) and the first conductive pattern 347 of the metal line region (b). The passivation layer and the planarization layer 350 are an insulating layer, more specifically, the passivation layer functions to protect the thin film transistor from contamination, which is formed of one of a silicon nitride layer, a silicon oxide layer, and a double layer thereof. In addition, the planarization layer is formed to compensate a lower step of the passivation layer, and generally formed of one organic material selected from a group consisting of acryl resin, benzocyclobutene (BCB), polyimide (PI), and polyamide (PA). Then, the planarization layer is cured.

[0037] After curing, the passivation layer and the planarization layer 350 on the first conductive pattern of the metal line region (b) are removed by an etching process. In addition, the passivation layer and the planarization layer 350 existing between the pixel region (a) and the metal line region (b) are removed by a photolithography process or an etching process, excluding a region at which a first electrode is to be formed. Since the passivation layer and the planarization layer are formed on the thin film transistor excluding the metal line region (b) of the substrate, it is possible to form the organic layer having a uniform thickness with a small step and to prevent pixel shrinkage resulting from degradation of an organic emission layer caused by out-gassing from the organic planarization layer into the organic emission layer, after the subsequent process of depositing an organic layer.

[0038] A common power supply line Vdd and a data line Vdata (not shown) are simultaneously formed while forming the first conductive pattern 347, and the first conductive pattern 347 is connected to the data line, the common power supply line, and both ends of an auxiliary electrode line through a link hole (not shown).

[0039] Then, a via-hole 355 for exposing one of the source and drain electrodes 345 is formed in the passivation layer and the planarization layer 350 of the pixel region (a). A first electrode 370 is formed to be in contact with one of the source and drain electrodes 345 through the via-hole 355. When the first electrode 370 is an anode, the first electrode 370 may be a transparent electrode formed of indium tin oxide (ITO) or indium zinc oxide (IZO) having a high work function, or a transparent electrode including a reflective layer formed of a metal such as Al or an Al alloy having high reflectivity characteristics, at its lower part. When the first electrode 370 is a cathode, the first electrode 370 may be a reflective electrode having a large thickness and formed of one conductive metal having a low work function selected from a group consisting of Mg, Ca, Al, Ag, and an alloy thereof, or a reflective electrode having a small thickness.

[0040] Then, when the first electrode 370 is formed, a second conductive pattern 371 is formed on the first con-

ductive pattern 347 of the metal line region (b). The second conductive pattern 371 is formed of the same material as the first electrode 370, and electrically connected to the first conductive pattern 347. The second conductive pattern 371 and the first conductive pattern 347 form an auxiliary electrode line of a second electrode, and a voltage is supplied to the second electrode to prevent IR drop. In addition, the second conductive pattern 371 can prevent the metal material for forming the first conductive pattern 347 from being exposed due to an etchant or developing agent when patterning the first electrode 370 of the pixel region (a) to thereby prevent damage of the metal line of the metal line region (b).

[0041] Then, after depositing an organic material on the first electrode 370 of the pixel region (a), the organic material may be etched to further form a pixel defining layer 375 having an opening. The pixel defining layer 375 may be formed of one organic material selected from a group consisting of polyimide (PI), polyamide (PA), acryl resin, benzocyclobutene (BCB), and phenol resin. The pixel defining layer 375 formed on the second conductive pattern 371 is removed when the opening is formed.

[0042] Then, an organic layer 380 including at least an organic emission layer is formed on the first electrode 370 exposed in the opening of the pixel region (a). The organic layer 380 may further include at least one selected from a group consisting of a hole injection layer, a hole transport layer, an electron transport layer, and an electron injection layer, in addition to the organic emission layer.

[0043] Then, a second electrode 390 is formed on the entire surface of the substrate including the organic layer 380. When the first electrode 370 is a transparent anode or a transparent electrode including a reflective layer, the second electrode 390 may be a reflective electrode formed of one conductive metal having a low work function and selected from a group consisting of Mg, Ca, Al, Ag, and an alloy thereof. When the first electrode 370 is a cathode, the second electrode 390 may be a transparent electrode such as ITO or IZO.

[0044] Hereinafter, a method of fabricating an active OLED in accordance with the present invention will be described.

[0045] Referring to FIG. 2, a substrate 300 formed of glass, plastic or quartz is provided. The substrate 300 has a pixel region (a) and a metal line region (b). Then, a buffer layer 305 formed of a silicon nitride layer, a silicon oxide layer, or a double layer thereof is formed on the substrate 300. The buffer layer 305 may be formed by a plasma-enhanced chemical vapor deposition (PECVD) method, a low-pressure chemical vapor deposition (LPCVD) method, or the like.

[0046] A semiconductor layer 310 having source and drain regions 310a and 310c and a channel region 310b is formed on the buffer layer 305 of the pixel region (a). The semiconductor layer 310 is formed by depositing amorphous silicon using a chemical vapor deposition (CVD) method, crystallizing the amorphous silicon to a polysilicon layer using a crystallization method, and then patterning the polysilicon layer. The CVD method may employ PECVD or LPCVD. When the amorphous silicon is deposited by the PECVD, a silicon layer is deposited and then dehydrogenated by heat treatment to lower a concentration of hydrogen.

[0047] In addition, the crystallization method of the amorphous silicon may employ at least one of a rapid thermal annealing (RTA) method, a metal induced crystallization (MIC) method, a metal induced lateral crystallization (MILC) method, a solid phase crystallization (SPC) method, an excimer laser crystallization (ELA) method, and a sequential lateral solidification (SLS) method.

[0048] Then, a gate insulating layer 320 is formed on the semiconductor layer 310 all over the substrate. The gate insulating layer 320 is deposited by PECVD or LPCVD.

[0049] Then, a gate metal material is deposited on the gate insulating layer 320 of the pixel region (a) and then patterned to form a gate electrode 330 corresponding to a predetermined region of the semiconductor layer 310. The gate electrode 330 may be formed of one selected from a group consisting of Mo, W, MoW, WSi₂, MoSi₂, and Al, and may be deposited by LPCVD or PECVD and patterned.

[0050] When the gate electrode 330 is formed on the gate insulating layer 320 of the metal line region (b), a first conductive pattern 347 is formed. The first conductive pattern 347 may be formed of the same material as the gate electrode 330, and deposited by LPCVD or PECVD and patterned.

[0051] A common lower supply line Vdd and a data line Vdata (not shown) are simultaneously formed while forming the first conductive pattern 347, and the first conductive pattern 347 is connected to the data line, the common power supply line, and both ends of an auxiliary electrode line through a link hole (not shown).

[0052] Then, an interlayer insulating layer 340 is formed on the entire surface of the substrate including the gate electrode 330 to expose a portion of the first conductive pattern 347. The interlayer insulating layer 340 may be formed of a silicon nitride layer, a silicon oxide layer, and a double layer thereof, and deposited by PECVD or LPCVD.

[0053] Then, impurities are injected into the semiconductor layer 310 using a mask to form source and drain regions 310a and 310c on the semiconductor layer 310 and to define a channel region 310b interposed between the source and drain regions 310a and 310c. The impurities may be one of n-type and p-type impurities. The n-type impurities may be formed of one selected from a group consisting of P, As, Sb, and Bi, and the p-type impurities may be formed of one selected from a group consisting of B, Ga, In, Al, and Ti.

[0054] Then, contact holes 341 are formed in the interlayer insulating layer 340 of the pixel region (a) to expose the source and drain regions 310a and 310c.

[0055] Then, a metal material is deposited on the interlayer insulating layer 340 having the contact holes 341 in the pixel region (a), and the metal material is patterned to form source and drain electrodes 345 which are in contact with the source and drain regions 310a and 310c of the semiconductor layer 310 through the contact holes 341, respectively. The source and drain electrodes 345 may be formed of one selected from a group consisting of Mo, W, MoW, WSi₂, MoSi₂, and Al, and may be formed by depositing using a sputtering method or a vacuum deposition method and then patterning through an etching process using a mask.

[0056] As described above, the semiconductor layer 310, the gate electrode 330, and the source and drain electrodes 345 compose a thin film transistor.

[0057] A passivation layer and a planarization layer 350 are formed on the thin film transistor of the pixel region (a) and the first conductive pattern 347 of the metal line region (b). In the present invention, in order to remove a step of lower part, an insulating layer is formed together with the planarization layer. The passivation layer may be formed of a silicon nitride layer, a silicon oxide layer, or a double layer thereof. The planarization layer may be formed of one organic material selected from a group consisting of acryl resin, benzocyclobutene (BCB), polyimide (PI), polyamide (PA), and phenol resin, and may be formed by depositing using a spin coating method and then curing the insulating layer 350.

[0058] The first conductive pattern 347 composing a portion of the auxiliary electrode line 373 may be formed of one material selected from MoW, Mo, and W. At this time, the material has a higher heat capacity than a silicon nitride (SiN_{x}) layer so that heat transfer to the silicon nitride layer cannot be smoothly performed due to a difference therebetween.

[0059] Table 1 and FIG. 3 represent properties of a first conductive pattern, and Table 2 and FIG. 4 represent heat capacity according to temperature of the first conductive pattern.

TABLE 1

Properties	Mass(g)	Specific heat (cal/[g * ° C.]	Heat capacity (cal/° C.)	Thermal conductivity (cal/cm * s)
Al	26.982	0.214	5.774	0.55
SiN_x	32.064	0.168	5.387	0.36
W	183.85	0.033	6.067	0.35
Mo	95.54	0.072	6.879	0.33

[0060]

TABLE 2

	260° C. re		
Properties	Q = 1778.54 cal (Mo)	Q = 1400 cal (Si)	° C.
Al	309.75° C.	242.46° C.	1501 cal
SiN_x	330.15° C.	259.88° C.	1400 cal
W	293.14° C.	230.75° C.	1577 cal
Mo	260.00° C.	203.51° C.	1788 cal

[0061] Referring to Table 1 and FIG. 3, it is appreciated that Al has a thermal conductivity higher than those of SiN_{x} , W and Mo by about 0.2 cal/cm*s, while the thermal conductivities of SiN_{x} , W and Mo have no significant difference. However, the heat capacities of W and Mo are higher than that of Al or SiN_{x} .

[0062] In addition, referring to Table 2 and FIG. 4, with reference to SiNx, 1400 cal, and 260° C., the heat capacities of Mo, W and Al are higher than that of SiNx so that heat transfer from Mo, W and Al to SiNx cannot be smoothly performed due to a difference therebetween to make it difficult to reflow the organic layer during curing the organic layer.

[0063] FIG. 5 is a graph showing the thickness of an organic insulating layer before and after curing and developing each layer of the OLED.

[0064] Referring to FIG. 5, after developing an auxiliary electrode line, a pixel part, and a data line Vdata (not shown), the insulating layer has a thickness smaller in order of the pixel part, the auxiliary electrode line, and the data line. However, when the thickness of the insulating layer is measured after the developed layer is cured, it is appreciated that the auxiliary electrode line is the least cured, while there is no significant difference, and the curing is well performed in the order of the pixel part, the data line, and the auxiliary electrode line.

[0065] When the reflow of each region is not performed well during curing the organic layer, since each region has a different curing effect to make the thickness of the organic layer different according to the regions after curing and to cause residual gases to remain in the organic layer, the passivation layer and the planarization layer 350 of the pixel region (a) are minimized by photolithography and etching processes in order not to affect adjacent pixel regions, and the passivation layer and the planarization layer 350 of the metal line region (b) are entirely removed by an etching process. As a result, it is possible to prevent pixel shrinkage resulting from degradation of the organic emission layer caused by out-gassing from the organic insulating layer into the organic emission layer, after the subsequent process of depositing the organic layer.

[0066] A common lower supply line Vdd and a data line Vdata are simultaneously formed while forming the first conductive pattern 347, and the first conductive pattern 347 is connected to the data line, the common power supply line, and both ends of an auxiliary electrode line through a link hole (not shown).

[0067] Then, a via-hole 355 is formed in the passivation layer and the planarization layer 350 of the pixel region (a) to expose one of the source and drain electrodes 345.

[0068] A first electrode 370 is then formed to be in contact with the exposed source or drain electrode 345 through the via-hole 355, and to extend onto the passivation layer and the planarization layer 350. The first electrode 370 may be formed by a sputtering method, an ion plating method, or a vacuum deposition method, preferably, the sputtering method. The first electrode 370 is patterned by a wet etching process which selectively removes a photoresist (PR) layer formed by a photolithography process after the deposition.

[0069] Then, a second conductive pattern 371 is formed on the first conductive pattern 347 of the metal line region (b) to form an auxiliary electrode line 373 of a second electrode. The second conductive pattern 371 is electrically connected to the first conductive pattern 347, and formed of the same material as the first electrode 370. The second conductive pattern 371 may be formed by depositing using a sputtering method, an ion plating method, or a vacuum deposition method, and then patterning using an etching process.

[0070] After depositing an organic material on the first electrode 370 of the pixel region (a), the organic material may be etched to further form a pixel defining layer 375 having an opening. The pixel defining layer 375 may be formed of one organic material selected from a group consisting of polyimide (PI), polyamide (PA), acryl resin, benzocyclobutene (BCB), and phenol resin, using a spin coating method.

[0071] Then, an organic layer 380 including at least an organic emission layer is formed on the first electrode 370 exposed in the opening of the pixel region (a). The organic layer 380 may be formed by a vacuum deposition method, a spin coating method, an inkjet printing method, a laser induced thermal imaging (LITI) method, or the like, preferably, the spin coating method. In addition, the organic layer 380 may be patterned by the LITI method, or a vacuum deposition method using a shadow mask.

[0072] The organic emission layer may be formed of a small molecule material or a polymer material. The small molecule material is one selected from a group consisting of Alq3, anthracene, cyclo pentadiene, BeBq2, Almq, Balq, DPVBi, BSA-2, and 2PSP.

[0073] The polymer material is one selected from a group consisting of polyphenylene (PPP) and its derivatives, poly(p-phenylenevinylene) (PPV) and its derivatives, and polythiophene (PT) and its derivatives.

[0074] Then, a second electrode 390 is formed on the organic layer 380 all over the substrate using a vacuum deposition method.

[0075] The substrate including the second electrode 390 is encapsulated together with an upper substrate using a conventional encapsulation method to complete the OLED.

[0076] While the present invention illustrates the OLED including the thin film transistor employing a top gate type for the convenience of description, the present invention is not limited thereto.

[0077] As can be seen from the foregoing, the present invention provides an OLED capable of improving product reliability by forming an auxiliary electrode line to be in contact with a second electrode power supply line to remove an organic layer on the auxiliary electrode line and minimize the organic layer on a pixel region, thereby preventing pixel shrinkage resulting from degradation of an organic emission layer caused by out-gassing from the organic layer. In addition, it is possible to prevent IR drop and interconnection damage by forming an auxiliary electrode line of a second electrode.

[0078] Although the present invention has been described with reference to certain exemplary embodiments thereof, changes may be made to the described embodiments without departing from the scope of the present invention.

What is claimed is:

- 1. An organic light emitting display (OLED) comprising:
- a substrate;
- a thin film transistor formed on a pixel region of the substrate and having a semiconductor layer, a gate electrode, and source and drain electrodes;
- a first conductive pattern formed on a metal line region of the substrate at the same layer as the gate electrode;
- an insulating layer formed to expose a portion of the first conductive pattern;
- a passivation layer and/or a planarization layer formed on the thin film transistor, excluding the metal line region of the substrate;

- a second conductive pattern formed to be in contact with the first conductive pattern;
- a first electrode electrically connected with one of source and drain electrode;
- a pixel defining layer formed on the pixel region excluding the metal line region of the substrate and having an opening which exposes the first electrode;
- an organic layer formed on the exposed first electrode and including at least an organic emission layer; and
- a second electrode formed on the organic layer.
- **2.** The OLED according to claim 1, wherein the first conductive pattern is formed of one selected from a group consisting of Mo, W, MoW, WSi₂, MoSi₂, and Al.
- 3. The OLED according to claim 2, wherein the first conductive pattern is formed by a sputtering method or a vacuum deposition method.
- **4.** The OLED according to claim 1, wherein the second conductive pattern is formed of the same material as the first electrode.
- **5**. The OLED according to claim 4, wherein the first electrode is formed of ITO or IZO.
- **6**. The OLED according to claim 1, wherein the first and second conductive patterns comprise an auxiliary electrode line of the second electrode.
- 7. The OLED according to claim 1, wherein the first electrode is one of an anode and a cathode.
- **8**. The OLED according to claim 1, wherein the first conductive pattern is formed of the same material as the gate electrode.
 - 9. A method of fabricating an OLED, comprising:

providing a substrate;

forming a thin film transistor including a semiconductor layer, a gate electrode, and source and drain electrodes, on a pixel region of the substrate and a first conductive pattern at the same layer as a metal line region of the substrate when the gate electrode is formed;

forming an insulating layer for exposing a portion of the first conductive pattern;

forming a passivation layer and/or a planarization layer on the thin film transistor excluding the metal line region of the substrate using an etching process;

- forming a first electrode through a via-hole in the passivation layer and the planarization layer;
- forming a second conductive pattern to be in contact with the first conductive pattern when the first electrode is formed:
- forming a pixel defining layer having an opening which exposes the first electrode on the pixel region excluding the metal line region of the substrate;
- forming an organic layer including at least an organic emission layer on the exposed first electrode; and

forming a second electrode on the organic layer.

- 10. The method according to claim 9, wherein the first conductive pattern is formed of the same material as the gate electrode.
- 11. The method according to claim 10, wherein the gate electrode is formed of one selected from a group consisting of Mo, W, MoW, WSi₂, MoSi₂, and Al.
- 12. The method according to claim 11, wherein the gate electrode is formed by one of a sputtering method, an ion plating method, and a vacuum deposition method.
- 13. The method according to claim 9, wherein the planarization layer is formed of an organic material.
- **14**. The method according to claim 13, the planarization layer is formed of one selected from a group consisting of acryl resin, benzocyclobutene (BCB), polyimide (PI), polyamide (PA), and phenol resin.
- 15. The method according to claim 9, wherein the second conductive pattern is formed of the same material as the first electrode.
- **16**. The method according to claim 15, wherein the first electrode is formed of ITO or IZO.
- 17. The method according to claim 9, wherein the first and second conductive patterns comprise an auxiliary electrode line of the second electrode.
- **18**. The method according to claim 9, wherein the first electrode is an anode or a cathode.
- 19. The method according to claim 9, wherein during forming the first conductive pattern, a common power supply line and a data line are formed.

* * * * *



专利名称(译)	具有辅助电极线的有机发光显示器及其制造方法						
公开(公告)号	US20060125390A1	公开(公告)日	2006-06-15				
申请号	US11/298871	申请日	2005-12-09				
[标]申请(专利权)人(译)	吴尚HUN						
申请(专利权)人(译)	吴尚HUN						
当前申请(专利权)人(译)	三星DISPLAY CO., LTD.						
[标]发明人	OH SANG HUN						
发明人	OH, SANG-HUN						
IPC分类号	H05B33/00						
CPC分类号	H01L27/3246 H01L27/3276 H01L51/5206 H01L51/5221 H01L27/3248						
优先权	1020040105900 2004-12-14 KR						
其他公开文献	US7728510						
外部链接	Espacenet USPTO						

摘要(译)

本发明提供一种有机发光显示器及其制造方法,其能够通过形成与第二 电极电源线接触的辅助电极线来去除辅助电极线上的有机层,并且能够 提高产品可靠性。使像素区域上的有机层最小化,从而防止由有机层的 排气引起的有机发光层劣化导致的像素收缩。

